Summary of Internship in FPGA Prototyping using Verilog HDL and HLS [VIT Chennai]

Internship in FPGA Prototyping using Verilog HDL and HLS [VIT Chennai]

Teacher: Ishant Bajpai
Teacher: Steny Jose
Teacher: Naresh Raja Project Engineer - VLSI